

Europäisches Patentamt

European Patent Office

Office européen des brevets



EP 1 017 231 A2 (11)

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 05.07.2000 Bulletin 2000/27

(51) ht. Ct.7: HO4N 3/15

(21) Application number: 99204059.2

(22) Date of filing: 01.12.1999

(84) Designated Contracting States: AT BE CHICY DE DKIES FI FRIGBIGRIE IT LILU MC NL PT SE Designated Extension States: AL LT LV MK FIO SI

(30) Priority: 30.12.1998 US 223608


(71) Applicant EASTMAN KODAK COMPANY Rochester, New York 14650 (US)

(72) Inventor: Guidash, Robert M., Easiman Kodak Company Rochester, New York 14650-2201 (US)

(74) Representative Lewendowsky, Klaus, Dipl.-Ing. et al Kodak Aktiengesellschaft. Patentableilung 70323 Stuttgart (OE)

(54)Photodiode active pixel sensor with shared reset signal and row select

(57) An active pixel sensor having a plurality of pixels arranged in rows and columns that are read out of the active pixel sensor in a sequential order of rows with each of the pixels having a photodiode as the photodetecting element. The row that is currently being read has an amplifier within each of the pixel in that row operatively connected to a column signal bus by a reset transistor configuration. A floating diffusion within each pixel is operatively connected to the reset transistor within the pixel such that the reset date on the reset transistor for the row of photodetectors that is currently being read is also connected to the drain of the next row of pixels to be read resulting in a configuration that allows selection and deselection of rows visithe reset busses. During selection of a particular row the amplifiers within each pixel of that row are operatively connected to the column signal bus while the amplifiers of the remaining rows are deselected end not connected to the column



Presentity Kerca (CR) Business Services 2 15.7 (FRS) C 6

Description

FIELD OF THE INVENTION

[9001] This invention relates to the field of solid is state photo-sensors and imagers referred to as Active Pixel Sensors (APS) that have active circuit elements associated with each pixel, and more specifically to Solid State Imagers that employ photodicide type photodetectors 4 transistor pixels and correlated double sampling (CDS).

BACKGROUND OF THE INVENTION

APS are solid state imagers wherein each its pixel contains the typical solid state pixel elements. including a photo-sensing means, reset means, a charge to voltage conversion means, and additionally all or part of an amplifier. The photocharge collected within the pixel is converted to a corresponding voltage or ourrent within the pixel as discussed in prior art documents. such as "Active Pixel Sensors: Are CCD's Dinosaurs?". SPIE Vol. 1900-08-8194-1133 July 1993, by Eric Fossum. APS devices have been operated in a manner where each line or row of the imager is selected and then read out using a column select signal as discussed by E. Fossum in "Active Pixel Sensors: Are CCD's Dinosaurs?", SPIE Vol. 1900-08-8194-1133 July 1998 and by R. H. Nixon, S. E. Kemeny, C. O. Staller, and E. R. Fossum, in *128 x128 CMOS Photoxiode-type Active -Pixel Sensor with On-chip Timing, Control and Signal Chain Electronics", Proceedings of the SPIE vol. 2415. Charge-Coupled Devices and Solid-State Optical Sensors V, paper 34 (1995). The selection of rows and columns within an Active Pixel Sensor is analogous to the 35 selection of words and bits in memory devices. Here, the selection of an entire row would be analogous to selecting a word and the reading out of one of the columns of the Active Pixel Sensor would be analogous to selecting or enabling a single bit line within that word. Conventional prior art photodiode devices teach architectures employing 4 transistor designs, where the 4 transistors (4T) are typically the Transfer, Row Select. Reset, and Source Follower Amplifier transistors. While this architecture provides the advantages of yielding APS devices having the capability to easily perform. CDS and provide low readout noise, these 4T pixels suffor from low fill factor. Fill factor is the percentage of pixel area that is devoted to the photosensor. Since these 4 transistors and their associated contact regions and signal busses are placed in each pixel, and since contact regions typically consume a large amount of pixel area due to the required overlap and spacings of various layers, the fill factor for the pixel is reduced because of the large area consumed that could other- ss wise be used for the photodetector. Connection to each of these components to the appropriate timing signal is done by metal busses that traverse the entire row of pixels. These metal busses are optically opaque and can occlude regions of the photodetector in order to fit them into the pixel pitch. This also reduces the fill factor of the pixel. Decreasing the fill factor reduces the sensitivity and saturation signal of the sensor. This adversely affects the photographic speed and dynamic range of the sensor, performance measures that are critical to obtaining good image quality.

[0003] Prior art devices employing 3 transistor (3T) based pixels have a higher fill factor than 4T pixels, but these 3T pixels cannot easily perform CDS. Sensors that perform CDS employing 3 transistor based pixels, typically first read out and store an image frame comprising a reset level for each pixel on the sensor. Next the signal frame is captured and read out. The reset level frame stored in memory must then be subtracted from the signal frame at each pixel to provide a pixel signal level that is referenced to the pixel reset level prior to integration. This requires an extra frame of memory in the imaging system, and an extra step in the digital signal processing chain, thus adversely affecting the speed, size and cost of the system.

A typical prior art Photodiode APS pixel is shown in Figure 1. The pixel in Fig. 1 is a prior art 4 transistor pixel that comprises: a photodiode (PD), and transfer transistor (TG); floating diffusion (FD); reset transistor with a reset gate (RG); row select transistor with a row select date, (RSG); a source follower input signal transistor (SiG); a row select signal buss (PSS8); a reset gate signal buss (PGSB), and a transfer gate signal buss (TGSB). 2 adjacent pixels are shown, each containing identical but separate transistors and row control signal busses for RG, TG and RSG. As stated above these 4 transistor pixels provide low readout noise with CDS by inclusion of an extra transistor per pixel. However the area required to implement the 4th transistor reduces the fill factor of the pixel compared to the 3 transistor pixel.

[0005] It should be readily apparent that there remains a need within the art to provide an alternate pixel architecture that has higher fill factor, and the capability to perform CDS without the need to capture and store entire frames of image data.

SUMMARY OF THE INVENTION

[0008] The present invention provides a high fill factor Photodicde Active Pixel Architecture with the capability to perform Correlated Double Sampling, (CDS). The functionality of a 4 transistor pixel is maintained while eliminating the separate row select transistor. This is done by sharing the RG control signals in one row with the row select means of an adjacent row.

ADVANTAGEOUS EFFECT OF THE INVENTION

[0007] The present invention provides a Photodiode Active Pixel sensor with true Correlated Double Sampling (CDS), using only 3 transistors resulting in a higher hill factor. The advantage gained is high fill factor, and lower temporal noise. No disadvantages are foreseen.

BRIEF DESCRIPTION OF THE DRAWINGS

(8000)

Fig. 1 is a schematic diagram of two adjacent pixels of prior art erchitecture for a four transistor Photodicale Active Pixel Sensor pixel;

Fig. 2 is a schematic diagram of two adjacent pixels of a new Photodicole pixel architecture for an Active Pixel Sensor:

Fig. 3 is a timing diagram illustrating the operation of the pixels shown in Fig. 2;

Fig. 4 is a top view layout of the pixel shown in Fig. 2.

DETAILED DESCRIPTION

Fig. 2 is a schematic illustration of the 3 transistor photodiode pixel architecture for an Active Pixel The preferred embodiment shown in Fig. 2 illustrates the best mode known to inventor. Other physical embodiments are realizable that are obvious variations of the embodiment shown in Fig. 2, as will be discussed further below. The pixels 10 shown in Fig. 2 are single 100 pixels within an array of pixels having numerous rows and columns. The two row adjacent pixels 10 are shown in Fig. 2, to indicate how control the signal lines in one row are used for another purpose in an adjacent row. For the purpose of illustration of timing and operation, Fig. 2 also contains an example of per column analog signal processing used to read out the sensor. The percolumn signal processing referred to is the correlated double sampling that is performed under control of the Sample and Hold Signal (SHS) and Sample and Hold Reset (SHR) transistors that activate that sampling of the pixel signal voltage by the Signal Capacitor Os and the pixel reset voltage by Reset Capacitor Cr.

[0010] As seen in Fig. 2, the pixel 10 comprises: a photodiode photodetector 12 (PD); transfer gate (TG) 45 23; floating diffusion (FD) 25; a reset transistor 14 with a reset gate 15 (PG); a reset drain 18 for the reset transistor 14; a source follower input signal transistor 21 (SIG); a transfer gate signal buss (TGSB) 26; and a reset gate signal buss (PGSB) 27. The row select and so the row select signal buss of the prior art pixel shown in Fig. 1 is eliminated, and the row select process is accomplished in a novel manner discussed hereinbelow. As shown in Fig. 2, the reset gate signal buss (PGSB) 27 of any given row, referred to herein as Row, so is connected to the reset drains 18 of the next row in the readout sequence, referred to herein as Row, 1. The transistor, gate, and signal buss components within the

2 pixels have also been annotated with a subscript to indicate the row that they reside in.

Referring to Fig. 3, which is a timing diagram used to describe the operation of the 3 transistor pixels 10 shown in Figs. 2, the operation of the new pixel architecture for Figs. 2 will be described. It should also be understood that the pixel operation described takes place for an entire row of pixels 10 in the context of the standard per line rolling shutter operation of CMOS active pixel sensor devices. The diagram shows the timing sequence for the readout of 5 rows within the sensor; Row, 1, Row, and Row, 4. Each of the signals in the timing diagram have been annotated with a subscript indicating the row that they are associated with it should be understood that the levels in the timing diagram are relative and can be set to be any predetermined signal level to provide optimized sensor performance.

100121 The timing diagram begins at a point in time indicated as τ_0 , where the integration time for Row, , has elapsed and the readout of Row,, commences. Row, a has been deselected, RG, and RG, are both high at time to be reset the floating diffusions in Flow, a (FD_{i,1}) to -VOD, or some other appropriate predetermined potential. The reset potential now turns on the source follower input transistors in Row, (SIG,), effectively selecting that row for reactout of the reset level of the floating diffusion which is sampled and held on Or by pulsing SHR at time to. The transfer gates for Row, (Tg.,) are pulsed on at time to transfer the signal charge from the photodiodes in Row, , onto the floating diffusions (FD, 1) of Row, 1. The signal levels of the floating diffusions in Flow,,; (FD,,) are still at a level that effectively selects Row, , for readout and the signal levels of these floating diffusions (FD,) of Row, , are then sampled and held on Cs by pulsing SHS at time τ_a . Each column in Row, is then readout differentially through the per column difference amplifier 32 in the period indicated in the timing diagram by "Readout Row, 1° at time 15.

Following the readout of Row, t. Row, t is [0013]deselected by pulsing RG $_{
m c}$, on while leaving RG $_{
m c2}$ low at time τ_0 . This sets the voltage of the floating diffusions for Row, (FD, i) to a level that shuts off the source tollower transistors for ROW₍₋₁ (SIG₍₋₁)), effectively disconnecting the source followers for FOW, , from the output signal column buss, thus deselecting Row, , Next Row, is selected by pulsing on RG, while RG $_{
m crit}$ is held high at time v_7 . It should be noted that the re-pulsing of AG_{p1} at time vy simply resets the floating diffusions for the previous row that was read (FD_{i+1}) to a low voltage, keeping the source follower signal transistors for that row (SIG), () in a non-enabled state, effectively disconnecting the floating diffusions for the row that was previously read (FD_{L1}) and prevents it from interfering with the output of the current row being read, in this case ROW. The reset level of the floating diffusions for ROW, (Fd,), are sampled and held by pulsing SHR at time to. TG, is then

pulsed "high" to transfer the signal charge from the photodiodes for ROW; (Pd_i) to the floating diffusions for ROW; (FD_i) at time $\tau_{\rm S}$, and the signal level is sampled and held by pulsing SHS at time $\tau_{\rm 10}$. Readout of Row; is then completed similarly to Row; i.

[9014] This process described for ROW_{i-1} and ROW_i is repeated for Row_{i-1}. Row_i is deselected by setting the FD_i to a low voltage level at τ₁₁ by pulsing RG_i "high" while RG_{i-1} is held low disabling the source tollower transistor for ROWi. Row_{i+1} is reset, which operates to select Row_{i+1} at time τ₁₂ because Rg_i is "high" at that time and Row_{i+1} is effectively selected with all other rows deselected; the reset level is sampled and held at time τ₁₂ by activating SHR; the signal level is transferred from PD_{i+1} to FD_{i+1} at time τ₁₆ by TG_{i+1}; the signal level is then sampled and held at τ₁₆; and the Row_{i+1} readout occurs at time τ₁₅ as previously described.

[0015] This process repeats for all rows of the sensor until the entire frame or sequence of frame readouts is complete. It should be noted that the row select and as deselect process could also be combined by eliminating the first of the 2 RG pulses and having enough overlap of the adjacent RG signals as indicated in Fig. 3. The timing illustrated by Fig. 3 is that which the inventor believes that best mode operating the invention.

[9016] From the description of operation provided it is evident that this new 3 transistor photodicide pixel architecture provides true CDS output signal without the need for storing a reset frame.

(9017) The typical prior art Photodiods APS pixel so shown in Figure 1 comprised 4 transistors, and 3 row control signal busses. By comparison the new pixel architecture in Fig. 2 comprises only 3 transistors and 2 row control signal busses. The elimination of 1 transistor and buss and the associated contact regions provides as more pixel area that can be allocated to the photodetector. This provides substantially higher pixel fill factor and consequently higher optical sensitivity.

[0018] Fig. 4 is a top view of the new pixel architecture as discussed above shown to further illustrate the 40 concept of the present invention. In Fig. 4 the gate of the reset transistor in POW_{1.1} (RGI-1) is the reset drain for the reset transistor of the next row to be read out in sequence, ROW;

(9019) Other aspects of the invention include: the *s invention wherein the charge to voltage conversion node is a floating diffusion; and the invention wherein the amplifier is a source follower amplifier.

PARTS LI	💸 🌠 sa karang melalikan karang kembalang pang mengang melalikan sa mengang mengang pang pang pang pang pang pang pang
[0050]	

10	 Qixelaga gassija ve ja seter je iti sesiljani jet investuštio g
12	photodiode agricinacia a sistema a cyan a consulta si a casa
34	reset transistor. The glass system of all and a second
15	reset gate a light of the continue of the section is
10.00	inches discourse

 source follow 	er input transistor
-----------------------------------	---------------------

23	trænsfer date
X-47	25 CO 25 CO 25 (250)

25 floating diffusion

26 transfer gate signal bus

27 row select and photogate signal buss

32 difference amplifier

SHS sample and hold signal transistor

CS signal storage capacitor

SHR sample and hold reset transistor

CR reset storage capacitor

Claims

 An active pixel sensor having a plurality of pixels arranged in rows and columns that are read out of the active pixel sensor in a sequential order of rows with at least a plurality of the pixels comprising:

> a photodicde photodefector in the row currently being read that is operatively connected to a charge to voltage conversion node;

> a reset transistor associated with the same pixel as the photodiode photodetector that has a source that is connected to the charge to voltage conversion node:

> a reset gate on the reset transistor connected to a present reset control buss and a drain on the reset transistor connected to a prior reset control buss of the row previously read;

> an amplifier operatively connected to the charge to voltage conversion node.

- The invention of claim 1 wherein the source of the reset transistor is also the voltage conversion node.
- 3. The invention of claim 1 wherein application of a first predetermined signal to the prior reset control bus connected to the present reset drain and, and a second predetermined signal to the present reset control buss resets the charge to voltage conversion nodes of the row presently being read.
- 4. The invention of claim 3 wherein the process of resetting the charge to voltage conversion node also selects the row presently being read.
- 5. The invention of claim 3 further comprising:

an output signal column buss for each of the columns that is operatively connected to the amplifiers for photodetectors in that column; and

the application of the first and second predetermined signals connects the amplifiers of the row currently being read to the output signal column buss.

The invention of claim 1 wherein application of a

first pradetermined signal to the prior reset control bus connected to the present reset drain and, and a second pradetermined signal to the present reset control buss sets the charge to voltage conversion node to a predetermined potential that disables the samplifiers of the row previously read.

 The invention of claim 8 wherein the process of disabling the row previously read deselects the row previously read.

70

8. The invention of claim 6 further comprising:

an output signal column buss for each of the columns that is operatively connected to the amplifiers for photodetectors in that column; and

the application of the first and second predetermined signals disconnects the amplifier of the row previously read from the output signal column buss.

 A method of forming an active pixel sensor comprising the steps of:

> providing a semiconductor substrate having a plurality of pixels ranged in rows and columns such that the rows can be read out sequentially; and

creating at least a portion of the pixels such that there is a present reset buse and a prior reset buse that are associated with at least one designated row within the portion and are operative in a first combination to reset the pixels in the designated row which results in selection of the designated row to be read and operative in a second combination to deselect the pixels in the designated row subsequent to the designated row being read.

 The method of claim 9 wherein the step of creating further comprises:

creating the portion wherein each of the pixels in the designated row have an amplifier that as a first result of the first combination the amplifier is connected to a column buss; and as a second result of the second combination the pixels in the designated row do not have their amplifiers connected to the column buss.

18

ese :

1

35

20.00

...

50

55









Fig.2







S



Europäisches Patentamt
European Patent Office

Office européen des brevets



(fi) EP 1 017 231 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Cate of publication A3: 04.02.2004 Bulletin 2004/06

(51) in: CL7: HO4N 3/15, HO1L 27/146


- (43) Date of publication A2; 05.07.2000 Sulletin 2000/27
- (21) Application number: 99204059.2
- (22) Date of filling: 01.12.1999
- (84) Designated Contracting States:

 AT BE CH CY DE DK ES FI FR GS GR IE IT LI LU


 MC NL PT SE

 Designated Extension States:

 AL LT LV MK RO SI
- (30) Priority: 30.12.1998 US 223808
- (71) Applicant: EASTMAN KODAK COMPANY Rochester, New York 14650 (US)
- (72) Inventor Guidash, Robert M., Eastman Kodak Company Rochester, New York 14650-2201 (US)
- (74) Representative: Halle, Helen Cynthia et al Kodak Limited Patent, W92-3A, Headstone Drive Harrow, Middlesex HA1 4TY (GB)
- (54) Photodiode active pixel sensor with shared reset signal and row select
- An active pixel sensor having a plurality of pixels arranged in rows and columns that are read out of the active pixel sensor in a sequential order of rows with each of the pixels having a photodiode as the photodetecting element. The row that is currently being read has an amplifier within each of the pixel in that row operatively connected to a column signal bus by a reset transistor configuration. A floating diffusion within each pixel is operatively connected to the reset transistor within the pixel such that the resot gate on the reset transistor for the row of photodetectors that is currently being read is also connected to the drain of the next row of pixels to be read resulting in a configuration that allows selection and descrection of rows via the react busses. During selection of a particular row the amplifiers within each pixel of that row are operatively connected to the column sighal bus while the amplifiers of the remaining rows are desciected and not connected to the column signal bus.



Printed by Jauve, 26001 PARIS (FR)



EUROPEAN SEARCH REPORT

Application Number EP 99 20 4059

3899003	Citation of document with indication, where appropriate, of relevant purpages		Retevant to claim	CLASSIFICATION OF THE APPLICATION (MICCIT)
X	EP 0 865 197 A (MATSUSHITA ELECTRONICS CORP) 16 September 1998 (1998-09-16) * figures 4,5 *		10	H04N3/15 H01L27/146
	* column 11, line 13 - column 12, line *	51		
4	PATENT ABSTRACTS OF JAPAN vol. 1998. do. 09.			Alle Prince School (1994) Alle S
	31 July 1998 (1998-07-31) -8 JP 10 093070 A (TOSHIBA CORP), 10 April 1998 (1998-04-10) * abstract *			
N.	US 8 539 461 A (ANDOH FUMIHIKO ET AL)	773		\$9\$\$\$\$\$. 8\\$ \$\$\$\$ \$7.73 \$5\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	23 July 1996 (1996-07-23) * figure 4 * * column 6, line 1 - column 7, line 14	*		
			irig yayya	
		odaj.	Ion sylvisian agas	YECHNICAL FIELDS SEARCHEC (INCOT)
		io di Gra	os disponentiale Presidentiale dia	H01L H04N
:				e konstruitanis ir governi sotato ir 1990. D Desta nguneragi napa potiti e pravis govern
			joj da godijelj	en en grang some en hendesse en <mark>eller so</mark> kkelegeren i Kanparaksa upper en gelesen speker andersystemen in en
13			ingggun ng Hi	u managiith gamidadh A. Asal a aggiridhid i dia an a' Baisean a fa chliaightann ac gamhrid sa a
		100	arakanaran k	
		1010	esai Baya	e parke anti ta mia do sessi ka pas van aren er
			an falar (filozof)	ia diazele englisi sanglisi senglisi senglisi senglisi senglisi senglisi senglisi senglisi senglisi senglisi s Sengali diagenta parah, salah sengali senglisi senglisi senglisi senglisi senglisi senglisi senglisi senglisi
4888		-	tempulas i lagi	n, e radiografi er ir sede tellez baja një in i salt i në sest zori një , gjërbësetë e çog së të man in t
				erman lang sa estabblighek digi piloka latin s kena aki di padikabeleadi (belaka belin) ed
	The present search report has been drawn up for all cuarric			
	THE HAGUE 16 December 2		Vis	scher, E
X . port	ANTICATOR CREDICA CARISMS To their year of a section pate including a section pate including value and of taken stone and a section pate includes the section pate in section pate includes the section pate in section pate includes the section pate includes the section pate includes the section pate includes the section pate in	anciale u soi ducus	personner find a nent, bud pluser be application	oversteen.

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 99 20 4059

This conex hits the potent family maint instellating to the patent documents dited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on.
The European Patent Office is in we way liable for these particulars which are merely given for the purpose of internation.

16-12-2003

	Patent documen Clied in Search rep		Publication date	immi	Patent family member(s)	Publication date
EF	G865197	A	16-09-1998	3° EP TW US US	10257392 A 0865197 A2 398126 B 6512543 B1 03179304 A1 03103154 A1	25-09-1998 16-09-1998 21-06-2000 28-01-2003 25-09-2003 05-06-2003
J\$	10093070	A	10-04-1998	JP	 3383523 82	04-03-2003
US	5539461	A	23-07-1996	JP OE	 6334920 A 4409835 Al	02-12-1994 08-10-1994
			Official Sources of the S			
		****	******************************		 	

经独立工具 海色

AGRECIA SER EROPERE SERVED REPERT DE EUROPERE PARENT APPENDITSER

Part Control of the C

	e i galarese e la companya de la com		
		9-91-86-5- 9-91-86-5-	